#### <u>REMARKS</u>

Claims 18-27 are pending in this application. By this Amendment, claim 18 has been amended. Claim 18 is independent. Reconsideration of the application is respectfully requested.

#### I. Amendment

Support for the amendment to claim 18 can be found in the specification at, for example, Fig. 3. No new matter is added.

## II. <u>Interview</u>

Applicants appreciate the courtesies shown to Applicants' representative by Examiners Peyton and Yu in the May 12, 2009 personal interview. Applicants' separate record of the substance of the interview is incorporated into the following remarks.

### III. The Claims Define Patentable Subject Matter

The Office Action rejects claims 18-22 and 25-27 under 35 U.S.C. §103(a) over U.S. Patent No. 3,737,858 to Turner et al. (Turner) in view of U.S. Patent No. 6,175,889 to Olarig and further in view of U.S. Patent No. 6,909,710 to Goldrian et al. (Goldrian); and rejects claims 23 and 24 under 35 U.S.C. §103(a) over Turner, Olarig and Goldrian in view of U.S. Patent Publication No. 2002/0063661 to Comiskey et al. (Comiskey). These rejections are respectfully traversed.

Independent claim 18 recites, *inter alia*, "a read-only memory containing a unique identification code," "an initialization phase, where the control circuit successively addresses each microsystem by its respective identification code and stores a unique corresponding reduced addressing code in the respective registers of the microsystems" and "an addressing phase, where the control circuit transmits successive increment signals simultaneously to all the microsystems." The applied references fail to teach or render obvious the recited features of independent claim 18.

As discussed during May 12, 2009 personal interview, Goldrian describes a crossbar switch comprising a plurality of input ports (i1 to iN) and output ports (o1 to oN). Generally, a crossbar switch connects input/output ports to other input/output ports. Crossbar switches can be used for the following actions: unicast - one to one, broadcast - one to everyone, and multicast - one to a set of ports. See col. 1, lines 1-17 of Goldrian. The switch includes dedicated buffers 6 to store packets that cannot be routed instantaneously, for example if multiple connections require a specific output port at the same time. See col. 1, lines 19-24. Thus, in Goldrian, each input port is connected to every output port by a plurality of crossbar buffers.

Furthermore, when a packet is received on an input port (i1 to 1N), a reduced address is generated. This address corresponds to a subset of the plurality of crossbar buffers connected to the input port. See col. 3, lines 25-28. At least one output port of this subset is the port on which the packet has to be routed. The packet is then routed only to this subset. Thus, the packet is not written in all the crossbar buffers 6 linked to the associated input port and the consumption of the crossbar is reduced. See col. 3, lines 60-65.

The Office Action acknowledges that Turner does not disclose the storing of a reduced addressing code. However, the Office Action alleges that Turner uses a reduced addressing code that is compared to a counter. In Turner, the device includes a plurality of channels (channel I, II, ... M). Each channel includes transducers 18. Each transducer 18 of a channel is assigned a different number. See col. 5, lines 56 and 57 of Turner. However, each channel assigns a similar series of numbers to its transducers so that different transducers will be assigned the same number. See col. 5, lines 57-59. Thus, Goldrian in view of Turner fail to teach or render obvious a read-only memory containing a unique identification code and an initialization phase, where the control circuit successively addresses each microsystem by its respective identification code and stores a unique

corresponding reduced addressing code in the respective registers of the microsystems.

Olarig and Comiskey fail to cure the deficiencies of Goldrian in view of Turner.

As discussed during the May 12, 2009 interview, Olarig discloses an initialization phase to set a top address range register and a bottom address range register to each PCI-X device. See col. 10, line 59 to col. 11, line 8 of Olarig. The values of these registers are set by software during startup of the computer (a computer system POST) or dynamically afterwards. See col. 11, lines 2-4. The address ranges of each PCI-X device are stored in configuration registers during start-up of the computer. See col. 11, lines 47-54. Thus, when a controller wants to communicate with a particular memory address, the controller is able to check the configuration registers in order to determine the physical PCI-X bus (A, B and C) on which the PCI-X device, having an address range comprising this particular address, is connected. See col. 17, lines 22 and 23. Then, a transaction can be sent to the appropriate bus that will be received by all the PCI-X devices connected to this bus. Thus, Olarig fails to teach or render obvious an addressing phase, where the control circuit transmits successive increment signals simultaneously to all the microsystems.

The Office Action acknowledges that Goldrian does not teach an initialization phase-that stores a reduced addressing code in a register. Goldrian merely describes a routing system using the assignment of a reduced addressing code to a <u>subset of crossbar buffers</u> upon receipt of a packet. Turner and Comiskey fail to cure the deficiencies of Olarig and Goldrian.

Thus, the applied references, alone or in any combination, fail to teach or render obvious the recited features of independent claim 18.

The dependent claims are patentable at least due to their dependence on allowable independent claim 18 and for the additional features they recite.

Accordingly, withdrawal of the rejections to the claims is respectfully requested.

# IV. Conclusion

In view of the foregoing, it is respectfully submitted that this application is in condition for allowance. Favorable reconsideration and prompt allowance of claims 18-27 are earnestly solicited.

Should the Examiner believe that anything further would be desirable in order to place this application in even better condition for allowance, the Examiner is invited to contact the undersigned at the telephone number set forth below.

Respectfully submitted,

William P. Berridge Registration No. 30, 024

Obert H. Chu Registration No. 52,744

WPB:OHC/wma

Date: May 18, 2009

OLIFF & BERRIDGE, PLC P.O. Box 320850 Alexandria, Virginia 22320-4850 Telephone: (703) 836-6400 DEPOSIT ACCOUNT USE
AUTHORIZATION
Please grant any extension
necessary for entry;
Charge any fee due to our
Deposit Account No. 15-0461